My account: Login | Sign Up
Loading... 

EDA Forum | Forum profile

Forum profile page for EDA Forum on http://www.embedded.com. This report page is the aggregated overview from a single forum: EDA Forum , located on the Message Board at http://www.embedded.com. This forum profile page summarizes the general forum statistics such as: Users Activity, Forum Activity, and Top Authors, which are reported in either a table or graph below for a given reporting time period. Additional forum profile information for "EDA Forum " on the Message Board at http://www.embedded.com is also shown in the following ways:

1) Latest Active Threads
2) Hot Threads for Last Week

Warning: These statistics are generated using 'best efforts' and can experience delays and reporting errors at times. Please note that such statistics do not constitute a forum's popularity and/or exact posting volumes at any given reporting period.

Site: TechOnline | Educational Resources for the Electronics Engineering
Community - EDA Forum
(site profile, domain info embedded.com)
Title: EDA Forum
Url: http://www.embedded.com/tigforums/forum.jspa?fo...
Users activity: 18 post per thread
Forum activity: 1 active thread during last week
 

Posting activity on EDA Forum :

  Week Month 3 Months
Threads: 1 9 27
Post: 1 18 48
 

EDA Forum Posting activity graph:

Posts by:  day  week  month 

Top authors during last week:

Name
Posts
sunnylvee
1
user's latest post:
Comments for:...
Published (2008-12-01 16:42:00)
Saranyan, it is really nice to read such a good article. PitchMonk1, thanks for mentioning Designer's Guide Consulting, yes, we are doing analog verification now and we have helped customers find bugs either in analog blocks or digital blocks before the tape-out. if you want to know more information about this. just click http://www.designers-guide.com/ Thanks Sunny Zhang Designer's Guide Consulting
 

Latest active threads on EDA Forum ::

Started 1 month, 1 week ago (2008-10-28 15:30:00)  by demler1
Read the article here: Opportunities in Analog Verification
Thread:  Show this thread (6 posts)   Thread info: Comments for: "Opportunities in Analog Verification" Size: 190 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Opportunities in Analog Verification" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 2 weeks, 6 days ago (2008-11-13 21:00:00)  by deans
Read the article here: A SystemC/TLM based methodology for IP development and FPGA prototyping
Thread:  Show this thread (3 posts)   Thread info: Comments for: "A SystemC/TLM based methodology for IP development and FPGA prototyping" Size: 263 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "A SystemC/TLM based methodology for IP development and FPGA prototyping" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 2 weeks, 1 day ago (2008-11-18 18:25:00)  by deans
Read the article here: EDA and the road ahead
Thread:  Show this thread (2 posts)   Thread info: Comments for: "EDA and the road ahead" Size: 225 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "EDA and the road ahead" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 2 weeks, 2 days ago (2008-11-18 00:55:00)  by DFT Digest
Read the article here: Bloggers show feathers at ICCAD
Thread:  Show this thread (5 posts)   Thread info: Comments for: "Bloggers show feathers at ICCAD" Size: 230 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Bloggers show feathers at ICCAD" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 3 weeks, 2 days ago (2008-11-11 15:48:00)  by subhasp
Read the article here: How to invert three signals with only two NOT gates (and no XOR gates): Part 1
Thread:  Show this thread (2 posts)   Thread info: Comments for: "How to invert three signals with only two NOT gates (and *no* XOR gates): Part 1" Size: 254 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "How to invert three signals with only two NOT gates (and *no* XOR gates): Part 1" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 3 weeks, 2 days ago (2008-11-11 12:40:00)  by robertpsmith
Read the article here: Advice to EDA entrepreneurs: Just do it!
Thread:  Show this thread (2 posts)   Thread info: Comments for: "Advice to EDA entrepreneurs: Just do it!" Size: 229 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Advice to EDA entrepreneurs: Just do it!" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 3 weeks, 6 days ago (2008-11-07 02:59:00)  by Jasonwu
From last year IC design industry in China has been experiencing a turndown. And the financial crisis also brings negative effect on China’s IC design industry. The situations of IC design companies are not optimistic. The sales of many IC design companies go down. Although the situation is not very good, there also exists many opportunities. Many IC design companies are taking ...
Thread:  Show this thread (1 post)   Thread info: IC design industry in China under financial crisis Size: 1,413 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "IC design industry in China under financial crisis :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 1 month, 1 week ago (2008-10-23 20:17:00)  by daleinaz
Read the article here: Analysis: With Fister gone, Cadence layoffs may be next
Thread:  Show this thread (2 posts)   Thread info: Comments for: "Analysis: With Fister gone, Cadence layoffs may be next" Size: 216 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Analysis: With Fister gone, Cadence layoffs may be next" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 1 month, 3 weeks ago (2008-10-08 03:20:00)  by busoni
Read the article here: Ensuring the Quality of Verification: Coverage vs. Qualification
Thread:  Show this thread (4 posts)   Thread info: Comments for: "Ensuring the Quality of Verification: Coverage vs. Qualification" Size: 259 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Ensuring the Quality of Verification: Coverage vs. Qualification" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
Started 1 month, 2 weeks ago (2008-10-16 13:10:00)  by StrategyKinetics
Read the article here: Cadence reports poor results
Thread:  Show this thread (2 posts)   Thread info: Comments for: "Cadence reports poor results" Size: 182 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Cadence reports poor results" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."
 

Hot threads for last week on EDA Forum ::

Started 1 month, 1 week ago (2008-10-28 15:30:00)  by demler1
Read the article here: Opportunities in Analog Verification
Thread:  Show this thread (6 posts)   Thread info: Comments for: "Opportunities in Analog Verification" Size: 190 bytes
Related Threads: Same Site | All Sites
Customize:  Customize "Comments for: "Opportunities in Analog Verification" :: EDA Forum  :: TechOnline | Educational Resources for the Electro..."